Digital compensator for large phase-error glitches in digital PLL

Proposed is a digital compensator that is employed in a digital phase-locked loop (PLL) to avoid big phase-error downfalls caused by the large output glitches originating from a high-speed counter based on standard logic cells. The proposed compensation mechanism enables the PLL to acquire a desired frequency under irregular voltage and temperature.