Standard cell approach for generating custom CMOS/SOS devices using a fully automatic layout program

This paper describes and illustrates the standard cell approach for generating low-cost, quick-turnaround, custom, random logic LSI and VLSI devices using the CMOS/SOS technology. Special features of the automatic layout program that provide increased performance, speed, and density will be highlighted and illustrated in various LSI devices into which these features have been designed.