DocumentCode
131002
Title
Research on OpenMP model of the parallel programming technology for homogeneous multicore DSP
Author
Minjie Wu ; Weiwei Wu ; Ning Tai ; Hongyu Zhao ; Jiawu Fan ; Naichang Yuan
Author_Institution
Sch. of Electron. Sci. & Eng., Nat. Univ. of Defense Technol., Changsha, China
fYear
2014
fDate
27-29 June 2014
Firstpage
921
Lastpage
924
Abstract
As application complexity continues to grow, using multicore processors has been proved to be an effective methodology to meet the ever-increasing processing demand across the industry association. The Master/Slave model, the Data Flow model and the OpenMP model are the three dominant models for parallel programming. In this paper, the first two models are briefly discussed while the OpenMP model is focused. Some factors (e.g. the number of threads, the scheduling strategy, the load balance, etc.) that affecting the execution performance of OpenMP programs were also studied in this paper. This paper presents a method of taking advantage of the OpenMP model to realize the image edge detection within the platform of TMS320C6678 DSP. The experimental results show that the OpenMP model has a better advantage on scalability and flexibility compared to the Master/Slave model and the Data Flow model. The best performance can be obtained when the number of threads is equal to the number of cores which are available within the platform. Under the circumstance of using the eight cores of TMS320C6678 DSP simultaneously, an image of 1024×768 pixels just needs 6.192ms to complete the edge detection. This result is impressive compared to the Master/Slave model´s which saves 32.10% in time. Further more, if we use 1 to 8 cores, the respective execution time reduces resulting in the speedup approximately conforms to the Gustafson´s law. In the case of 8 cores, the speedup reaches 7.233.
Keywords
digital signal processing chips; edge detection; multiprocessing programs; parallel programming; Gustafson law; OpenMP model; OpenMP programs; TMS320C6678 DSP; data flow model; homogeneous multicore DSP; image edge detection; master/slave model; multicore processors; parallel programming technology; Computational modeling; Data models; Digital signal processing; Image edge detection; Instruction sets; Load modeling; Multicore processing; Image Edge Detection; Number of Threads; OpenMP model; Scheduling Strategy; TMS320C6678 DSP;
fLanguage
English
Publisher
ieee
Conference_Titel
Software Engineering and Service Science (ICSESS), 2014 5th IEEE International Conference on
Conference_Location
Beijing
ISSN
2327-0586
Print_ISBN
978-1-4799-3278-8
Type
conf
DOI
10.1109/ICSESS.2014.6933715
Filename
6933715
Link To Document