Title :
A Fast and Near-Optimal Clustering Algorithm for Low-Power Clock Tree Synthesis
Author :
Shelar, Rupesh S.
Author_Institution :
Low-Power Intel Archit. Group, Intel Corp., Austin, TX, USA
Abstract :
Clocks are known to be major source of power consumption in digital circuits. In this paper, we propose a clustering algorithm for the minimization of power in a local clock tree. Given a set of sequentials and their locations, clustering is performed to determine the clock buffers that are required to synchronize the sequentials, where a cluster implies that a clock buffer drives all the sequentials in the cluster. The results produced by the algorithm are often within 1.3 × of the lower bound and have 32% lower costs, on average, than those due to an approximation algorithm with 2.5 × faster runtimes. Compared to competitive heuristic from a vendor tool, the results due to the algorithm on several blocks in microprocessor designs in advanced nanometer technologies show 14% reduction, on average, in clock tree power while meeting skew or slew constraints. The algorithm has been employed for clock tree synthesis for several microprocessor designs across process generations due to consistently significant clock tree power savings over the results due to competitive alternatives.
Keywords :
clocks; integrated circuit design; low-power electronics; microprocessor chips; nanoelectronics; pattern clustering; clock buffer; clock tree power saving; digital circuit; local clock tree; low-power clock tree synthesis; microprocessor design; nanometer technology; near-optimal clustering algorithm; power consumption; power minimization; process generation; skew constraints; slew constraints; Algorithm design and analysis; Approximation algorithms; Capacitance; Clocks; Clustering algorithms; Delay; Routing; Clock tree synthesis; design aids; integrated circuits; low power; microprocessors;
Journal_Title :
Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on
DOI :
10.1109/TCAD.2012.2206592
