Title :
Highly Scaled Vertical Cylindrical SONOS Cell With Bilayer Polysilicon Channel for 3-D nand Flash Memory
Author :
Van den Bosch, G. ; Kar, G.S. ; Blomme, P. ; Arreghini, A. ; Cacciato, A. ; Breuil, L. ; De Keersgieter, A. ; Paraschiv, V. ; Vrancken, C. ; Douhard, B. ; Richard, O. ; Van Aerde, S. ; Debusschere, I. ; Van Houdt, J.
Author_Institution :
imec, Leuven, Belgium
Abstract :
A vertical cylindrical SONOS cell with a novel bilayer polysilicon channel down to 22-nm diameter for 3-D NAND Flash memory is successfully developed. We introduce a thin amorphous silicon layer along with the oxide-nitride-oxide (ONO) gate stack inside the memory hole. This silicon layer protects the tunnel oxide during opening of the gate stack at the bottom of the memory hole, after which it serves as the first layer of the bilayer polysilicon channel. This approach enables the 3-D architecture to achieve minimum cell area (4F2, with F being the feature size) without the need for the so-called pipeline connections. The smallest functional cells have the memory hole diameter F = 45 nm, resulting in 22-nm channel diameter. In case 16 cells are stacked, F = 45 nm would correspond to an equivalent 11-nm planar cell technology node. Excellent program/erase and retention obtained with the all-deposited ONO stack are demonstrated.
Keywords :
NAND circuits; amorphous semiconductors; elemental semiconductors; field effect memory circuits; flash memories; silicon; 3D NAND flash memory; ONO gate stack; bilayer polysilicon channel; high scaled vertical cylindrical SONOS cell; memory hole; oxide-nitride-oxide gate stack; pipeline connections; size 11 nm; size 22 nm; size 45 nm; Computer architecture; Flash memory; Junctions; Logic gates; Microprocessors; SONOS devices; Silicon; 3-D SONOS; NVM; nand Flash; vertical cell;
Journal_Title :
Electron Device Letters, IEEE
DOI :
10.1109/LED.2011.2164775