Title :
A Low Power, Scalable, DAC Architecture for Liquid Crystal Display Drivers
Author :
Knausz, Imre ; Bowman, Robert J.
Author_Institution :
Nat. Semicond. Corp., Santa Clara, CA, USA
Abstract :
The proliferation of portable electronic products such as cellular telephones and personal digital assistants has created a high demand for small format liquid crystal displays (LCD) with increasing bit resolution. The electronic drivers for these display applications must adhere to stringent power and area budgets. This paper describes a low-power, area efficient, scalable, digital-analog conversion (DAC) integrated circuit architecture optimized for driving small format LCDs. A 12 channel, 9-bit DAC driver based on this architecture, implemented in 0.5 mum CMOS technology and suitable for 1/4 VGA resolution displays, exhibited a 2 MSPS conversion rate, 252 muW power dissipation per channel using a 5 V supply, and a per DAC die area of 0.042 mm2. This performance sets a new standard for DAC display drivers in joules per bit areal density at less than 0.58 pJ per bit per mm2 .
Keywords :
CMOS integrated circuits; digital-analogue conversion; driver circuits; low-power electronics; CMOS technology; DAC architecture; VGA resolution display; cellular telephones; digital-analog conversion integrated circuit architecture; electronic driver; liquid crystal display driver; low power electronics; personal digital assistant; portable electronic product; power 252 muW; power dissipation; size 0.5 mum; voltage 5 V; Analog-digital integrated circuits; CMOS technology; Digital integrated circuits; Digital-analog conversion; Driver circuits; Integrated circuit technology; Liquid crystal displays; Personal digital assistants; Power dissipation; Telephony; DAC; digital-to-analog converters; display drivers; liquid crystal displays; low power;
Journal_Title :
Solid-State Circuits, IEEE Journal of
DOI :
10.1109/JSSC.2009.2025341
