Prolog to Analog Circuit Design in Nanoscale CMOS Technologies

Success in the emerging era of nanoscale analog CMOS devices will depend on recognizing early in the design phase the many physical layout factors that ultimately determine circuit performance. This paper examines several physical design strategies that could lessen the impact of collateral forces that might not otherwise become apparent until the post-layout phase is reached.