Title :
Embedded Transitive Closure Network for Runtime Deadlock Detection in Networks-on-Chip
Author :
Al-Dujaily, Ra´ed ; Mak, Terrence ; Xia, Fei ; Yakovlev, Alexandre ; Palesi, Maurizio
Author_Institution :
Sch. of Electr., Electron. & Comput. Eng., Newcastle Univ., Newcastle upon Tyne, UK
fDate :
7/1/2012 12:00:00 AM
Abstract :
Interconnection networks with adaptive routing are susceptible to deadlock, which could lead to performance degradation or system failure. Detecting deadlocks at runtime is challenging because of their highly distributed characteristics. In this paper, we present a deadlock detection method that utilizes runtime transitive closure (TC) computation to discover the existence of deadlock-equivalence sets, which imply loops of requests in networks-on-chip (NoCs). This detection scheme guarantees the discovery of all true deadlocks without false alarms in contrast with state-of-the-art approximation and heuristic approaches. A distributed TC-network architecture, which couples with the NoC infrastructure, is also presented to realize the detection mechanism efficiently. Detailed hardware realization architectures and schematics are also discussed. Our results based on a cycle-accurate simulator demonstrate the effectiveness of the proposed method. It drastically outperforms timing-based deadlock detection mechanisms by eliminating false detections and, thus, reducing energy wastage in retransmission for various traffic scenarios including real-world application. We found that timing-based methods may produce two orders of magnitude more deadlock alarms than the TC-network method. Moreover, the implementations presented in this paper demonstrate that the hardware overhead of TC-networks is insignificant.
Keywords :
embedded systems; multiprocessor interconnection networks; network routing; network-on-chip; performance evaluation; power aware computing; system recovery; timing; NoC; adaptive routing; cycle-accurate simulator; deadlock alarms; deadlock-equivalence sets; distributed TC-network architecture; embedded transitive closure network; energy wastage reduction; false detection elimination; hardware realization architectures; interconnection networks; network-on-chip; performance degradation; retransmission; runtime deadlock detection; system failure; timing-based deadlock detection mechanisms; Computer architecture; Energy resolution; Hardware; Network topology; Routing; System recovery; Topology; Networks-on-chip; deadlock detection; dynamic programming; performance analysis.; transitive closure computation;
Journal_Title :
Parallel and Distributed Systems, IEEE Transactions on
DOI :
10.1109/TPDS.2011.275