Title :
Pad Deflection-Based Model of Chemical–Mechanical Polishing for Use in CAD IC Layout
Author :
Comes, Ryan B. ; Terrell, Elon J. ; Higgs, C. Fred, III
Author_Institution :
Eng. Phys., Univ. of Virginia, Charlottesville, VA, USA
Abstract :
The use of chemical-mechanical polishing (CMP) during the integrated circuit (IC) fabrication process has allowed for the aggressive interconnect patterning that is necessary for modern microprocessor technology. However, as IC technology has moved into the deep submicron realm, nonidealities during polishing have begun to play a significant role in device yield and circuit performance. In order to accurately predict circuit performance, designers must consider the effects of CMP prior to fabrication. A physics-based model to predict feature-scale wear of devices during polishing is presented and integrated into a CAD framework to test the model on various IC layouts. The model is benchmarked against experimental data and shown to be qualitatively accurate in predicting surface topography evolution.
Keywords :
CAD; chemical mechanical polishing; integrated circuit interconnections; integrated circuit layout; integrated circuit yield; semiconductor device manufacture; CAD IC layout; IC technology; chemical-mechanical polishing; circuit performance; device yield; feature-scale wear; integrated circuit fabrication; interconnect patterning; microprocessor technology; pad deflection-based model; physics-based model; surface topography; Chemical–mechanical polishing (CMP); design for manufacturability; metal interconnect;
Journal_Title :
Semiconductor Manufacturing, IEEE Transactions on
DOI :
10.1109/TSM.2009.2039182
