DocumentCode :
1423385
Title :
A SPICE compatible subcircuit model for lateral bipolar transistors in a CMOS process
Author :
MacSweeney, Dermot ; McCarthy, Kevin G. ; Mathewson, Alan ; Mason, Barry
Author_Institution :
Nat. Microelectron. Res. Centre, Cork, Ireland
Volume :
45
Issue :
9
fYear :
1998
fDate :
9/1/1998 12:00:00 AM
Firstpage :
1978
Lastpage :
1984
Abstract :
This paper describes a SPICE compatible subcircuit model of a lateral pnp transistor, which was fabricated in a 0.6 μm CMOS process. The extraction of a dc parameter set for the lateral device is more complicated than for a vertical device because of the presence of two parasitic vertical bipolar transistors which are formed by the emitter/collector, the base and the substrate regions. The SPICE Gummel-Poon model does not predict the substrate current accurately. This paper proposes a method which involves the use of a subcircuit incorporating three SPICE Gummel-Poon models [representing one lateral and two parasitic vertical bipolar junction transistors (BJT´s)]. The development of this model, its implementation and the results obtained are outlined and discussed. This circuit model is SPICE compatible and can thus be used in commercial simulators. The model provides good agreement over a wide range of measured dc data including substrate current prediction
Keywords :
CMOS integrated circuits; SPICE; bipolar transistors; semiconductor device models; 0.6 micron; CMOS process; DC parameter extraction; SPICE Gummel-Poon model; lateral bipolar transistor; parasitic vertical bipolar junction transistor; subcircuit model; substrate current; BiCMOS integrated circuits; Bipolar transistors; CMOS process; CMOS technology; MOSFETs; Photonic band gap; Predictive models; SPICE; Semiconductor device modeling; Substrates;
fLanguage :
English
Journal_Title :
Electron Devices, IEEE Transactions on
Publisher :
ieee
ISSN :
0018-9383
Type :
jour
DOI :
10.1109/16.711364
Filename :
711364
Link To Document :
بازگشت