Low-power and low-offset comparator using latch load

A low-power and low-offset latched comparator using dynamic offset cancellation and a latch load is proposed. A latch load at the first stage provides the second stage with a large conversion gain and large trigger voltage. It reduces the power consumption and offset voltage of the comparator. The effectiveness of the proposed structure was verified by SPECTRE simulations.