Title :
Pipeline vectorization
Author :
Weinhardt, Markus ; Luk, Wayne
Author_Institution :
Dept. of Comput., Imperial Coll. of Sci., Technol. & Med., London, UK
fDate :
2/1/2001 12:00:00 AM
Abstract :
This paper presents pipeline vectorization, a method for synthesizing hardware pipelines based on software vectorizing compilers. The method improves efficiency and ease of development of hardware designs, particularly for users with little electronics design experience. We propose several loop transformations to customize pipelines to meet hardware resource constraints while maximizing available parallelism. For runtime reconfigurable systems, we apply hardware specialization to increase circuit utilization. Our approach is especially effective for highly repetitive computations in digital signal processor (DSP) and multimedia applications. Case studies using field programmable gate arrays (FPGAs)-based platforms are presented to demonstrate the benefits of our approach and to evaluate tradeoffs between alternative implementations. For instance, the loop-tiling transformation, has been found to improve vectorization performance 30-40 times above a PC-based software implementation, depending on whether runtime reconfiguration (RTR) is used
Keywords :
field programmable gate arrays; high level synthesis; reconfigurable architectures; field programmable gate arrays; hardware pipelines; hardware resource constraints; hardware specialization; loop transformations; loop-tiling transformation; multimedia applications; pipeline vectorization; runtime reconfigurable systems; runtime reconfiguration; software vectorizing compilers; vectorization performance; Application software; Circuits; Digital signal processing; Digital signal processors; Field programmable gate arrays; Hardware; Parallel processing; Pipelines; Runtime; Software performance;
Journal_Title :
Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on
