Fully-gated ground 10T-SRAM bitcell in 45 nm SOI technology

A novel 10T-SRAM employing a fully-gated grounding scheme (10T-RGND) to limit a memory bitcell (MC) subthreshold leakage current (I_OFF) in a 45 nm SOI technology is presented. The source voltage of the read-port of 10T-RGND is selectively grounded by a row decoder only when it is accessed, while those of inactive MCs are forced to a supply voltage (V_DD). The number of stackable MCs per bitline (BL) of 10-RGND is increased by 10??, 40%, and 3.5?? compared to the conventional 6T, the leakage current-compensating 8T (8T-LC), and the conventional 10T, respectively, at 1.0 V, 125??C, and fast corner process. The total leakage current of 10T-RGND is 6% less than 8T-LC, 17% less than 10T, but 22% larger than 6T in simulation.