Parallel squarer using Booth-folding technique

A new technique is presented for designing a parallel squarer that uses both the Booth-encoding and the ´traditional´ folding technique. The proposed Booth-folding technique achieves a 50% reduction in the number of partial products with respect to the simple folding architecture, enabling the propagation delay and power dissipation to be significantly reduced.