Fast and realistic worst case analysis of CMOS integrated circuits

A new technique for a simple and realistic worst case analysis of CMOS circuit structures is presented. This methodology preserves correlation between model parameters and provides results similar to those produced by extensive Monte Carlo simulations, comparing favourably to other traditional worst case techniques in terms of result accuracy and computational effort required