Title :
Correction to "Design of synchronous and asynchronous variable-latency pipelined multipliers"
Author_Institution :
University of Rome "La Sapienza"
Keywords :
Delay; Very large scale integration;
Journal_Title :
Very Large Scale Integration (VLSI) Systems, IEEE Transactions on
DOI :
10.1109/TVLSI.2001.931231
