DocumentCode :
1515564
Title :
Tagged systolic arrays
Author :
Sarkar, S. ; Majumdar, A.K.
Author_Institution :
Dept. of Comput. Sci. & Eng., Indian Inst. of Technol., Kharagpur, India
Volume :
138
Issue :
5
fYear :
1991
fDate :
9/1/1991 12:00:00 AM
Firstpage :
289
Lastpage :
294
Abstract :
Design of systolic arrays from a set of nonlinear and nonuniform recurrence equations is discussed. A systematic method for deriving a systolic design in such cases is presented. A novel architectural idea, termed a tagged systolic array, is introduced. The design methodology described broadens the class of algorithms amenable for tagged systolic array implementation. The methodology is illustrated by deriving a systolic design for the fast Fourier transform.
Keywords :
fast Fourier transforms; logic design; systolic arrays; fast Fourier transform; nonlinear recurrence equations; nonuniform recurrence equations; systolic design; tagged systolic array;
fLanguage :
English
Journal_Title :
Computers and Digital Techniques, IEE Proceedings E
Publisher :
iet
ISSN :
0143-7062
Type :
jour
Filename :
93792
Link To Document :
بازگشت