DocumentCode :
1522383
Title :
A methodology for concurrent process-circuit optimization
Author :
Lokanathan, Arun N. ; Brockman, Jay B.
Author_Institution :
Dept. of Comput. Sci. & Eng., Notre Dame Univ., IN, USA
Volume :
18
Issue :
7
fYear :
1999
fDate :
7/1/1999 12:00:00 AM
Firstpage :
889
Lastpage :
902
Abstract :
In order to optimize integrated circuit designs, it is critical not only for circuit designers to adjust circuit geometries but also for process developers to adjust device characteristics for optimal overall system performance. This paper describes concurrent process-circuit optimization (CPCO), a methodology for concurrent integrated circuit optimization that spans the fabrication process design and circuit design disciplines. CPCO enables process developers and circuit designers to work coordinately toward the common goal of optimizing a system-level objective, and therefore produces better designs than single-discipline optimization schemes. The methodology logically partitions the overall integrated circuit optimization task into loosely coupled process and circuit design tasks that may proceed concurrently-this produces substantial time savings over a flat “all-at-once” optimization approach. Finally, the CPCO method formulates a multiobjective optimization problem that may be used to negotiate tradeoffs in adjusting a single process to optimize multiple circuits, to optimize nominal circuit performances or to improve circuit yield. The implementation of the CPCO method in an extensible object-oriented software architecture is described. Results of applying the methodology to integrated circuit design examples with industrial grade simulation tools are presented. The results demonstrate substantial performance gains over separate process/circuit optimization and substantial time savings over “all-at-once” combined optimization
Keywords :
VLSI; circuit optimisation; circuit simulation; concurrent engineering; integrated circuit design; integrated circuit yield; circuit design tasks; circuit geometries; circuit performances; circuit yield; concurrent process-circuit optimization; device characteristics; industrial grade simulation tools; integrated circuit designs; loosely coupled process design tasks; multiobjective optimization problem; system-level objective; Circuit synthesis; Computational geometry; Coupling circuits; Design optimization; Fabrication; Integrated circuit synthesis; Integrated circuit yield; Optimization methods; Process design; System performance;
fLanguage :
English
Journal_Title :
Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on
Publisher :
ieee
ISSN :
0278-0070
Type :
jour
DOI :
10.1109/43.771174
Filename :
771174
Link To Document :
بازگشت