Title :
Hierarchical discrete-event simulation on hypercube architectures
Author :
Chamberlain, Roger D. ; Franklin, Mark A.
Author_Institution :
Washington Univ., St. Louis, MO, USA
Abstract :
The simulation of systems that include components at varying levels of abstraction is addressed. A performance model of a hierarchical discrete-event simulation algorithm running on a hypercube architecture is presented. The model allows the performance impact of decisions made in the design of the parallel processor as well as in the design of the simulation algorithm to be examined. Three static component partitioning strategies are considered: random partitioning, heuristic partitioning, and simulated annealing. The performance model is applied to digital system simulation.<>
Keywords :
digital simulation; parallel architectures; performance evaluation; component partitioning strategies; digital system simulation; heuristic partitioning; hierarchical discrete-event simulation; hypercube architectures; parallel processor; performance impact; performance model; random partitioning; simulated annealing; simulation algorithm; Algorithm design and analysis; Analytical models; Circuit simulation; Digital systems; Discrete event simulation; Hierarchical systems; Hypercubes; Parallel architectures; Partitioning algorithms; Process design;
Journal_Title :
Micro, IEEE
