Design and test aspects of a 4-MHz 12-bit analog-to-digital converter

This article describes the design of a 4-MHz 12-bit analog-to-digital converter (ADC). The key design features of the ADC are the series-parallel topology, the pipelined architecture, and the use of pseudorandom noise. The test methods and results used to characterize the static and dynamic ADC performances are also described.