Floating gate memories for pulse-stream neural networks

Floating gate memory cells fabricated in a standard, low-voltage CMOS process have been evaluated experimentally. A circuit has been proposed which allows target voltages on the floating gate to be established. An application of this circuit is demonstrated in the rapid down-loading of weight sets in a pulse-stream neural network for `chip-in-the-loop´ training