Coefficient memory addressing scheme for high performance FFT processors

A novel scheme for coefficient address generation in a fast Fourier transform (FFT) processor is presented. The proposed addressing scheme involves manipulation of the address lines taking into consideration coefficient addresses required at various FFT stages. It is demonstrated that the scheme can be implemented more efficiently with much reduced hardware than approaches published to date, leading to faster, more power and area efficient realisation of FFT processors