Two-level logic synthesis on PALs

A new approach to logic synthesis using PAL devices is proposed. The method involves two-level logic synthesis that makes use of the three-state output buffers. Developed algorithms, implemented within the Decomp system, have been used for synthesising the benchmark circuits of popular PAL devices. The obtained results are compared with those published previously.