Minimal-connectivity circuit for analogue sorting

A CMOS circuit for sorting analogue current-mode quantities is presented. The highly modular architecture integrates several elementary cells operating at the local level. The VLSI-oriented approach minimises wiring and silicon area, because very few devices are involved. The sorting process is completed in O(n) time. Simulations at the VLSI layout level prove the effectiveness of the approach in neural-network training applications