DocumentCode :
1564203
Title :
Advanced method to monitor design-process marginality for 65nm node and beyond
Author :
Liu, Hermes ; Huang, Crockett ; Tzou, S.F. ; Young, Chris ; Tsui, David ; Chang, Ellis
Author_Institution :
Adv. Metrol. Dept., CRD Adv. Modules, Milpitas, CA
fYear :
2008
Firstpage :
2
Lastpage :
5
Abstract :
We proposed a novel method (DBB: designed based binning) by using design and defect inspection information to detect marginal design features. This method was used to identify a pattern failure problem (hammer head) which occurred during production early ramp (65 nm device). The traditional approach could not detect this hammerhead problem due to the intermittent nature and low defect count. This problem was identified by DBB methodology which showed problem root cause as a combination of lithography process conditions drift and marginal OPC issues. This use case proved that by using DBB to identify weak pattern features, it provides a common platform for designer, OPC and process engineer to communicate and identify design related problems faster. This method has helped integration engineer shorten process development time, supported product engineer to ramp new product faster and enabled defect engineer to detect excursion earlier. Overall, advanced manufacturing fab will achieve higher yield by adopting this.
Keywords :
inspection; lithography; defect inspection information; design-process marginality; designed based binning; hammerhead problem; lithography process; pattern failure problem; Design engineering; Design methodology; Etching; Inspection; Lithography; Monitoring; Process design; Production; Research and development; Sampling methods;
fLanguage :
English
Publisher :
ieee
Conference_Titel :
Advanced Semiconductor Manufacturing Conference, 2008. ASMC 2008. IEEE/SEMI
Conference_Location :
Cambridge, MA
ISSN :
1078-8743
Print_ISBN :
978-1-4244-1964-7
Electronic_ISBN :
1078-8743
Type :
conf
DOI :
10.1109/ASMC.2008.4528996
Filename :
4528996
Link To Document :
بازگشت