DocumentCode
157552
Title
Metastability in Better-Than-Worst-Case Designs
Author
Beer, Sebastian ; Cannizzaro, Marco ; Cortadella, Jordi ; Ginosar, Ran ; Lavagno, L.
Author_Institution
Electr. Eng. Dept., Technion - Israel Inst. of Technol., Haifa, Israel
fYear
2014
fDate
12-14 May 2014
Firstpage
101
Lastpage
102
Abstract
Better-Than-Worst-Case-Designs use timing speculation to run with a cycle period faster than the one required for worst-case conditions. This speculation may produce timing violations and metastability that result in failures and non-deterministic timing behavior. The effects of these phenomena are not always well understood by designers and researchers in this area. This paper analyzes the impact of timing speculation and the reasons why it is difficult to adopt this paradigm in industrial designs.
Keywords
circuit stability; network synthesis; better-than-worst-case designs; industrial designs; metastability; nondeterministic timing behavior; timing speculation; timing violations; Clocks; Delays; Robustness; Signal resolution; Synchronization; Time-frequency analysis; Razor; metastability;
fLanguage
English
Publisher
ieee
Conference_Titel
Asynchronous Circuits and Systems (ASYNC), 2014 20th IEEE International Symposium on
Conference_Location
Potsdam
ISSN
1522-8681
Type
conf
DOI
10.1109/ASYNC.2014.21
Filename
6835817
Link To Document