Title :
Domino logic based high speed dynamic comparator
Author :
Bala Dastagiri, N. ; Abdul Rahim, B. ; Nagendra, B.
Author_Institution :
Dept. of Electron. & Commun. Eng., Annamacharya Inst. of Technol. & Sci., Rajampet, India
Abstract :
Comparator is basic building block for designing of the present analog and mixed signal (AMS) systems. Speed and Power are two major factors which are essential for high speed applications. In this paper, we present the analysis of existing clocked regenerative comparators in terms of power, speed and slew rate. A new clocked regenerative comparator is with domino logic proposed which exhibits better performance than the existing comparators and transient response of these comparators were plotted. The presented designs are simulated using 130nm CMOS Mentor Graphics tools.
Keywords :
CMOS logic circuits; comparators (circuits); logic design; CMOS Mentor Graphics tools; clocked regenerative comparator; domino logic; high speed dynamic comparator; CMOS integrated circuits; Clocks; Delays; Latches; Power demand; Transient response; Transistors; ADCs; Delay; Domino logic; Dynamic comparator; Power consumption; slew rate;
Conference_Titel :
Innovations in Information, Embedded and Communication Systems (ICIIECS), 2015 International Conference on
Conference_Location :
Coimbatore
Print_ISBN :
978-1-4799-6817-6
DOI :
10.1109/ICIIECS.2015.7192985
