DocumentCode :
1579968
Title :
Augmenting a Regular Expression-Based Temporal Logic with Local Variables
Author :
Eisner, Cindy ; Fisman, Dana
Author_Institution :
IBM Haifa Res. Lab., Haifa
fYear :
2008
Firstpage :
1
Lastpage :
8
Abstract :
The semantics of temporal logic is usually defined with respect to a word representing a computation path over a set of atomic propositions. A temporal logic formula does not control the behavior of the atomic propositions, it merely observes their behavior. Local variables are a twist on this approach, in which the user can declare variables local to the formula and control their behavior from within the formula itself. Local variables were introduced in 2002, and a formal semantics was given to them in the context of SVA, the assertion language of SystemVerilog, in 2004. That semantics suffers from several drawbacks. In particular, it breaks distributivity of the operators corresponding to intersection and union. In this paper we present a formal semantics for local variables that solves that problem and others, and compare it to the previous solution.
Keywords :
formal languages; programming language semantics; temporal logic; formal semantics; local variable; regular expression; temporal logic; Boolean functions; Computer languages; Laboratories; Logic;
fLanguage :
English
Publisher :
ieee
Conference_Titel :
Formal Methods in Computer-Aided Design, 2008. FMCAD '08
Conference_Location :
Portland, OR
Print_ISBN :
978-1-4244-2735-2
Electronic_ISBN :
978-1-4244-2736-9
Type :
conf
DOI :
10.1109/FMCAD.2008.ECP.27
Filename :
4689186
Link To Document :
بازگشت