Block processing technique for low power turbo decoder design

We apply a block processing technique to the MAP algorithm used in turbo decoding. This new technique leads to a power-efficient way to access memory and to a reduced memory size. We introduce the "very long data word" (VLDW) memory architecture, which leads to a reduction in power consumption for memory access operations. The proposed architecture provides a low power implementation of the turbo decoder.