Pre-design consideration and evaluation for ASICs

A new design methodology is used to evaluate the difference in performance when implementing the same design using two different ASIC libraries. Multiple dimensions of the design space are considered yielding a better evaluation of the design in hand. An arithmetic logic unit (ALU) is designed using both a standard cell library and a data path library. A cost function is evaluated for both cases and the results are confirmed by fabricating both designs