Title :
Novel robust cell capacitor (Leaning Exterminated Ring type Insulator) and new storage node contact (Top Spacer Contract) for 70nm DRAM technology and beyond
Author :
Park, J.M. ; Hwang, Y.S. ; Shin, D.W. ; Huh, M. ; Kim, D.H. ; Hwang, H.K. ; Oh, H.J. ; Song, J.W. ; Kang, N.J. ; Lee, B.H. ; Yun, C.J. ; Shim, M.S. ; Kim, S.E. ; Kim, J.Y. ; Kwon, J.M. ; Park, B.J. ; Lee, J.W. ; Kim, D.I. ; Cho, M.H. ; Jeong, M.Y. ; Kim,
Author_Institution :
Semicond. R&D Div., Samsung Electron. Co., Kyunggi-Do, South Korea
Abstract :
For the first time, novel robust capacitor (Leaning exterminated Ring type Insulator - LERI) and new storage node (SN) contact process (Top Spacer Contact - TSC) are successfully developed with 82nm feature size. These novel processes drastically improved electrical characteristics such as cell capacitance, parasitic bit line capacitance and cell contact resistance, compared to a conventional process. The most pronounced effect using the LERI in COB structure is to greatly improve cell capacitance without twin bit failure. In addition, the TSC technology has an ability to remove a critical ArF lithography. By using the LERI and TSC processes in 82nm 512M DDR DRAM, the cell capacitance of 32fF/cell is achieved with Toxeq of 2.3nm and the parasitic bit line capacitance is reduced by 20%, resulted in great improvement of tRCD (1.5ns).
Keywords :
DRAM chips; MIS capacitors; VLSI; nanotechnology; 512 Mbit; 70 nm; 70nm DRAM technology; 82 nm; Leaning exterminated Ring type Insulator; Top Spacer Contract; cell capacitance; cell contact resistance; electrical characteristics; parasitic bit line capacitance; robust cell capacitor; storage node contact; Capacitors; Contacts; Contracts; Electric variables; Insulation; Parasitic capacitance; Random access memory; Robustness; Space technology; Tin;
Conference_Titel :
VLSI Technology, 2004. Digest of Technical Papers. 2004 Symposium on
Print_ISBN :
0-7803-8289-7
DOI :
10.1109/VLSIT.2004.1345377