Direct Test Methodology for HDL Verification

This paper covers one approach to direct test verification methodology in modern HDL designs with emphasis on some aspects of its current implementation in EEE. Methodology describes modular flow for requirement driven verification, easy to integrate and reuse both in terms of test bench components and test vectors. As such, it represents natural evolution of classical HDL test benches and provides viable alternative to specialized verification procedures.