Optimized netlist checks — Full chip ESD verification

Increasing complexity of product leads to a higher demand for ESD verification automation. ESD verification is challenging as it is being performed using multiple complementary methodologies as ESD failure is caused due to multiple design flaws. The successful demonstration of challenges addressed during this verification for topology checks resulting with uncritical violation auto-waived is discussed in this paper.