Dual independent layout generation of arbitrary circuit topologies

An algorithm is presented which performs automatic layout generation for arbitrary MOS transistor networks with flexible topology for dual independent layouts. The algorithm operates on arbitrary MOS transistor network topologies (including nonplanar), and determines an arrangement of transistors and sub-circuits such that the area of the generated layout is minimized. The algorithm utilizes a new tree representation which is capable of representing circuits with arbitrary topologies