DocumentCode
162785
Title
A dual positive feedback three-stage low noise amplifier
Author
Jalalifar, Majid ; Gyung-Su Byun
Author_Institution
Lyle Dept. of Electr. Eng., Southern Methodist Univ., Dallas, TX, USA
fYear
2014
fDate
12-13 Oct. 2014
Firstpage
1
Lastpage
4
Abstract
A three-stage low noise amplifier (LNA) using dual positive feedback is presented in this paper. In order to increase voltage gain and forward gain, two positive feedbacks are employed in the LNA circuit. Moreover, the LNA transistors operate at a moderate inversion region, so it is suitable to use in an ultra-low voltage receiver. The proposed LNA is simulated in 0.13μm CMOS technology. The results show that the LNA achieves a minimum noise figure of 3.28dB, a 28dB voltage gain, and a 15.8dB forward gain at 7.1GHz. The LNA consumes 0.92mW from a 0.5V power supply.
Keywords
CMOS integrated circuits; circuit feedback; field effect MMIC; low noise amplifiers; microwave amplifiers; CMOS technology; LNA transistors; dual positive feedback; forward gain; frequency 7.1 GHz; gain 15.8 dB; gain 28 dB; noise figure 3.28 dB; power 0.92 mW; size 0.13 mum; three stage low noise amplifier; ultralow voltage receiver; voltage 0.5 V; voltage gain; CMOS integrated circuits; Circuit stability; Low-noise amplifiers; Noise measurement; Power demand; Stability analysis; Transistors; CMOS positive feedback; low noise amplifier (LNA); ultra-low power;
fLanguage
English
Publisher
ieee
Conference_Titel
Circuits and Systems Conference (DCAS), 2014 IEEE Dallas
Conference_Location
Richardson, TX
Type
conf
DOI
10.1109/DCAS.2014.6965320
Filename
6965320
Link To Document