DocumentCode :
1627927
Title :
The low power design of 2D graphic engine based on the AMBA bus
Author :
Xing, Maoteng ; Wang, Zhanhe
Author_Institution :
Dept. of Electron. Eng., Beijing Inst. of Technol., Beijing, China
fYear :
2010
Firstpage :
647
Lastpage :
649
Abstract :
This paper described the features and structure of the 2D graphic engine based on AMBA bus, and the 2D graphic engine is compartmentalized some function modules, and they are designed by VHDL. The RTL code of the 2D graphic engine is simulated and synthesized successfully. At last, the RTL code of the 2D graphic engine is integrated into a chip of SoC, and the chip is taped out successfully.
Keywords :
computer graphic equipment; hardware description languages; system-on-chip; 2D graphic engine; AMBA bus; SoC; VHDL;
fLanguage :
English
Publisher :
ieee
Conference_Titel :
Solid-State and Integrated Circuit Technology (ICSICT), 2010 10th IEEE International Conference on
Conference_Location :
Shanghai
Print_ISBN :
978-1-4244-5797-7
Type :
conf
DOI :
10.1109/ICSICT.2010.5667295
Filename :
5667295
Link To Document :
بازگشت