DocumentCode :
1630286
Title :
PEAKASO: peak-temperature aware scan-vector optimization
Author :
Cho, Minsik ; Pan, David Z.
Author_Institution :
Dept. of Electr. & Comput. Eng., Texas Univ., Austin, TX, USA
fYear :
2006
Abstract :
In this paper, an algorithm for scan vector ordering, PEAKASO, is proposed to minimize the peak temperature during scan testing. Given a circuit with scan and the scan vectors, hotspot is predicted by window-based power analysis. The peak temperature on the hotspot is minimized by global scan vector ordering which expedites heat dissipation to ambient air through large thermal gradient. Further peak temperature reduction is achieved by local scan vector reordering based on overheat precompensation. As an output, PEAKASO provides a scan vector order with lower peak temperature. Note that the scan vectors themselves are not changed at all (only the order is changed), and thus there is no impact on fault coverage and no design overhead. Experimental results on benchmark circuits show that 4.3 - 9.7% peak temperature reduction can be achieved, compared with a scan vector order that is optimized only for average power consumption. Such temperature reduction can be very significant in terms of test time reduction (by 40-60%) under the same peak temperature constraint.
Keywords :
benchmark testing; circuit optimisation; circuit testing; cooling; PEAKASO; benchmark circuits; heat dissipation; peak temperature aware scan-vector optimization; scan vector ordering; thermal gradient; window based power analysis; Benchmark testing; Circuit faults; Circuit testing; Costs; Energy consumption; Power generation; Registers; Silicon; Switching circuits; Temperature;
fLanguage :
English
Publisher :
ieee
Conference_Titel :
VLSI Test Symposium, 2006. Proceedings. 24th IEEE
Print_ISBN :
0-7695-2514-8
Type :
conf
DOI :
10.1109/VTS.2006.56
Filename :
1617562
Link To Document :
بازگشت