Session Abstract

Test and verification challenges force industry to explore various partitioning alternatives for the limited test resources. One such alternative involves moving the test instruments inside the chip. This session will present three such solutions where logic analyzer have been embedded in the FPAGs for better observability and reduced design debug times.