Title :
A 130nm 1.1V 143MHz SRAM-like embedded DRAM COMPILER with Dual Asymmetric bit line Sensing Scheme and quiet unselected IO scheme
Author :
Noh, K.J. ; Choi, Y.J. ; Joo, J.D. ; Kim, M.J. ; Jung, J.H. ; Lim, J.J. ; Lee, C.-H. ; Kim, G.H. ; Kim, M.G.
Author_Institution :
Syst. LSI Div., Samsung Electron. Co. Ltd., Yongin, South Korea
Abstract :
A SRAM-like embedded DRAM compiler with 0.13um technology was designed using two novel circuit schemes. Firstly, Dual Asymmetric bit line Sensing Scheme is proposed to implement VDD bit line pre-charge scheme without any reference cells and half charge generator. Therefore, we overcame the risk of failure caused by defects in reference cells and simplified embodying VDD bit line pre-charge scheme, enjoying privileges of VDD bit line pre-charge scheme such as fast sensing speed (tRC:7ns, tAC:6.7ns in this work) and stable sensing operation at low voltage and low temperature. Secondly, we propose circuit idea for quiet unselected IO lines. Unselected IO lines are not developed by bit line data during READ/WRITE operation. This scheme has advantage in the architecture with wide IO and various IO multiplexing options like a memory compiler.
Keywords :
DRAM chips; SRAM chips; program compilers; variable structure systems; Dual Asymmetric bit line Sensing Scheme; SRAM-like embedded DRAM COMPILER; fast sensing speed; implement VDD bit line pre-charge scheme; memory compiler; quiet unselected IO scheme; stable sensing operation; Application specific integrated circuits; Energy consumption; Large scale integration; Low voltage; MOS devices; Operational amplifiers; Random access memory; Temperature sensors; Timing;
Conference_Titel :
VLSI Circuits, 2004. Digest of Technical Papers. 2004 Symposium on
Print_ISBN :
0-7803-8287-0
DOI :
10.1109/VLSIC.2004.1346554
