DocumentCode
1638762
Title
A 1V 210µW 98dB SFDR Audio ΔΣ modulator in 180nm standard CMOS
Author
Chen, Liangdong ; Liu, Liyuan ; Li, DongMei ; Zhang, Chun ; Wang, ZhiHua
Author_Institution
Dept. of Electron. Eng., Tsinghua Univ., Beijing, China
fYear
2010
Firstpage
379
Lastpage
381
Abstract
A single-loop second-order 3 bits ΔΣ modulator in 180 nm standard CMOS is presented. The design is intended to achieve high linearity in low-voltage low-power environment. The modulator achieves 89-dB SNDR and 98-dB SFDR in 20Hz~16kHz signal bandwidth, while the power consumption is 210 μW under 1-V supply voltage.
Keywords
CMOS integrated circuits; delta-sigma modulation; low-power electronics; SFDR Audio ΔΣ modulator; low-voltage low-power environment; power 210 muW; standard CMOS; voltage 1 V; Bandwidth; Capacitors; Dynamic range; Linearity; Modulation; Switching circuits; Timing;
fLanguage
English
Publisher
ieee
Conference_Titel
Solid-State and Integrated Circuit Technology (ICSICT), 2010 10th IEEE International Conference on
Conference_Location
Shanghai
Print_ISBN
978-1-4244-5797-7
Type
conf
DOI
10.1109/ICSICT.2010.5667709
Filename
5667709
Link To Document