Title :
The application and optimization of SDRAM controller in multicore multithreaded SoC
Author :
Ma, Pei-Jun ; Zhu, Ling-Fang ; Li, Kang ; Zhao, Jia-Liang ; Shi, Jiang-Yi
Author_Institution :
Key Lab. of Wide Band-gap Semicond. Mater. & Devices of Minist. of Educ., Xidian Univ., Xi´´an, China
Abstract :
An integrated SDRAM controller with asynchronous access architecture is proposed. The controller takes charge of data transfer between off-chip SDRAM memory and the multicore multithreaded processors. The interleaving optimization for opposite bank is incorporated into the SDRAM controller, which can reduce memory latency and improve the memory bus performance. FPGA results show that the proposed controller reduces execution time by up to 48% than the original structure and improves the throughput of SDRAM data bus by 29%.
Keywords :
DRAM chips; field programmable gate arrays; multiprocessing systems; system-on-chip; FPGA; SDRAM controller; asynchronous access architecture; data transfer; multicore multithreaded SoC; multicore multithreaded processor; off-chip SDRAM memory; Engines; Instruction sets; Optimization; Registers; SDRAM;
Conference_Titel :
Solid-State and Integrated Circuit Technology (ICSICT), 2010 10th IEEE International Conference on
Conference_Location :
Shanghai
Print_ISBN :
978-1-4244-5797-7
DOI :
10.1109/ICSICT.2010.5667737
