Hierarchical genetic algorithm of test generation for digital circuits

The goal of represented paper is further development of the evolutionary approach to test generation of digital circuits based on the hierarchical genetic algorithm application. Here the characteristic sequences, like synchronizing (or initialization), homing, distinguishing, unique sequences, are generated at the low level. These sequences allow to simplify test generation procedure essentially at high level. The genetic algorithms with developed problem oriented genetic operators are used at both levels.