Title :
S/DC: A storage and energy efficient data prefetcher
Author :
Dang, Xianglei ; Wang, Xiaoyin ; Tong, Dong ; Lu, Junlin ; Yi, Jiangfang ; Wang, Keyi
Author_Institution :
Microprocessor R&D Center, Peking Univ., Beijing, China
Abstract :
Energy efficiency is becoming a major constraint in processor designs. Every component of the processor should be reconsidered to reduce wasted energy and area. Prefetching is an important technique for tolerating memory latency. Prefetcher designs have important impact on the energy efficiency of the memory hierarchy. Stride prefetchers require little storage, but cannot handle irregular access patterns. Delta correlation (DC) prefetchers can handle complicated access patterns, but waste storage because of storing multiple miss addresses for a stride pattern. Moreover, DC prefetchers waste the bandwidth and energy of the memory hierarchy because they cannot identify whether an address has been prefetched and generate a large number of redundant prefetches. In this paper, we propose a storage and energy efficient data prefetcher called stride/DC (S/DC) to combine the advantages of stride and DC prefetchers. S/DC uses a pattern prediction table (PPT) which stores two recent miss addresses in each entry to capture stride patterns. PPT avoids recording multiple miss addresses for a stride pattern, and thus improves the storage efficiency. When handling stride patterns, each PPT entry maintains a counter for obtaining the last prefetched address to avoid generating redundant prefetches. When handling other patterns, S/DC compares the new predicted address with earlier generated addresses in the prefetch queue and filters the redundant ones. In addition, to expand the filtering scope, S/DC uses a prefetch filter to store addresses evicted from the prefetch queue. In this way, S/DC reduces the bandwidth requirements and energy consumption of prefetching. Experimental results demonstrate that S/DC achieves comparable performance with only 24% of the storage and reduces 11.46% of the L2 cache energy, as compared to the CZone/DC prefetcher.
Keywords :
cache storage; microprocessor chips; power aware computing; storage management chips; CZone; DC prefetchers; L2 cache energy; S/DC; delta correlation prefetchers; energy efficient data prefetcher; irregular access patterns; memory hierarchy; memory latency; multiple miss addresses storage; pattern prediction table; prefetch queue; prefetcher designs; processor designs; storage efficient data prefetcher; stride pattern; stride prefetchers; Bandwidth; Correlation; Energy efficiency; Filtering; Indexes; Prefetching; Radiation detectors;
Conference_Titel :
Design, Automation & Test in Europe Conference & Exhibition (DATE), 2012
Conference_Location :
Dresden
Print_ISBN :
978-1-4577-2145-8
DOI :
10.1109/DATE.2012.6176515