DocumentCode
1654612
Title
Deterministic phase jitter in multi-phase CMOS ring oscillators due to transistor mismatches
Author
Koneru, S. ; Chen, Y. ; Geiger, R. ; Lee, E.
Author_Institution
Dept. of Electr. Eng. & Comput. Eng., Iowa State Univ., Ames, IA, USA
Volume
1
fYear
1998
Firstpage
213
Abstract
A comparison is made of the effects of random parameter variations on the periodic mismatches in three different high-speed ring oscillators generating multi-phase clock signals. These variations in the phase-to-phase periods manifest themselves in the form of jitter which is deterministic in nature. Simulations have also been carried out to demonstrate the improvement in the jitter performance of these oscillators with device scaling
Keywords
CMOS analogue integrated circuits; jitter; voltage-controlled oscillators; CMOS ring oscillator; deterministic phase jitter; device scaling; high-speed circuit; multi-phase clock signal; periodic transistor mismatch; random parameter variations; simulation; Circuits; Clocks; Delay; Frequency synthesizers; Inverters; Jitter; Phase locked loops; Ring oscillators; Signal generators; Voltage-controlled oscillators;
fLanguage
English
Publisher
ieee
Conference_Titel
Circuits and Systems, 1998. ISCAS '98. Proceedings of the 1998 IEEE International Symposium on
Conference_Location
Monterey, CA
Print_ISBN
0-7803-4455-3
Type
conf
DOI
10.1109/ISCAS.1998.704258
Filename
704258
Link To Document