Title :
A 1.2 V 500 MHz 32-bit carry-lookahead adder
Author :
Cheng, Kuo-Hsing ; Lee, Wen-Shiuan ; Huang, Yung-Chong
Author_Institution :
Dept. of Electr. Eng., Tamkang Univ., Tamsui, Taiwan
fDate :
6/23/1905 12:00:00 AM
Abstract :
In this paper a 1.2 V 32-bit carry lookahead adder is proposed for high speed, low voltage applications. The proposed new 32-bit adder uses Non-full Voltage Swing True-Single-Phase-Clocking Logic (NSTSPC) to implement the proposed carry lookahead adder. Because the internal node of NSTSPC was non-full swing, its operation speed would be higher than the conventional TSPC. Moreover, the supply voltage for the new adder is 1.2 V, thus the power dissipation would also be reduced. The 32-bit CLA adder using 0.35 μm 1P4M CMOS technology with 1.2 V power supply could be operated at a 500 MHz clock frequency
Keywords :
CMOS logic circuits; adders; carry logic; high-speed integrated circuits; logic design; low-power electronics; 0.35 micron; 1.2 V; 32 bit; 500 MHz; CLA structure; IP4M CMOS technology; carry lookahead adder; high speed applications; low voltage applications; nonfull voltage swing logic; true-single-phase-clocking logic; Adders; CMOS technology; Circuits; Clocks; Latches; Logic gates; Low voltage; MOS devices; MOSFETs; Threshold voltage;
Conference_Titel :
Electronics, Circuits and Systems, 2001. ICECS 2001. The 8th IEEE International Conference on
Print_ISBN :
0-7803-7057-0
DOI :
10.1109/ICECS.2001.957587
