DocumentCode :
1663699
Title :
Modeling the parasitic capacitance of ESD protection SCR to co-design matching network in RF ICs
Author :
Lin, Chun-Yu ; Ker, Ming-Dou
Author_Institution :
Inst. of Electron., Nat. Chiao-Tung Univ., Hsinchu, Taiwan
fYear :
2010
Firstpage :
104
Lastpage :
107
Abstract :
Silicon-controlled rectifier (SCR) has been reported with the good electrostatic discharge (ESD) robustness under the lower parasitic capacitance among ESD devices in CMOS technology. To correctly predict the performances of SCR-based ESD-protected RF circuit, it is essential for RF circuit design with accurate model of SCR device. The small-signal model of SCR in RF frequency band is proposed in this work. The measured parasitic capacitances well agree with the simulated capacitances. With the proposed small-signal model, on-chip ESD protection can be co-designed with RF circuits to eliminate the negative impacts caused by ESD protection SCR on RF performances.
Keywords :
CMOS integrated circuits; electrostatic discharge; integrated circuit design; integrated circuit reliability; radiofrequency integrated circuits; thyristors; CMOS technology; ESD devices; RF IC; RF frequency band; SCR-based ESD-protected RF circuit; codesign matching network; electrostatic discharge; parasitic capacitance; silicon-controlled rectifier; small-signal model; Electrostatic discharge; Frequency measurement; Integrated circuit modeling; Performance evaluation; Radio frequency; Robustness; Scattering parameters; Electrostatic discharges (ESD); low-capacitance (low-C); modeling; radio-frequency (RF); silicon-controlled rectifier (SCR);
fLanguage :
English
Publisher :
ieee
Conference_Titel :
Next-Generation Electronics (ISNE), 2010 International Symposium on
Conference_Location :
Kaohsiung
Print_ISBN :
978-1-4244-6693-1
Type :
conf
DOI :
10.1109/ISNE.2010.5669189
Filename :
5669189
Link To Document :
بازگشت