HBM failure diagnosis on a high-frequency analog design with full-chip dynamic ESD simulation

High-frequency analog designs need to make trade-off between performance and sufficient ESD protection due to unwanted parasitics which slow down the circuit. An HBM failure diagnosis on a chip without complete ESD protection achieves silicon correlation with a full-chip dynamic ESD simulation. An innovative critical path tracing technique for diagnosis assistance is also described.