Analysis of ESD-robustness of Multi Layer Ceramic Capacitors in system applications

Filter networks consisting of a Multi Layer Ceramic Capacitor and maybe a resistor are commonly used as off-chip ESD-protection. In this paper methods are proposed to characterize and model the capacitor´s high voltage behavior and to quantify the degradation due to pulse load. The model was verified in different setups.