Modelling, Analysis and Design of Cascaded Forward and Interleaved Converter for Powering Future Microprocessors

The future microprocessors will operate at significantly lower voltages and demand much higher currents than the present generation microprocessors. They require voltage regulating modules (VRM) to provide the desired regulated power supply. In this paper, we present the requirements for the VRMs for future microprocessors and discuss the limitations of the existing topologies. Due to narrow duty ratio of single stage conversion, there is non-uniform distribution of losses. Thus a two-stage conversion comprising of an isolated stage as the front end and a phase-shifted interleaved converter as the backend is discussed. A small-signal model is derived for an interleaved converter, taking into account the asymmetry in the circuit elements. Finally a controller is designed for a cascaded system