Title :
Behavioral synthesis for testability
Author :
Chen, C.-H. ; Saab, D.G.
Author_Institution :
Coordinated Sci. Lab., Illinois Univ., Urbana, IL, USA
Abstract :
A synthesis for testability approach is presented. In this approach test points or flip-flops to be used in test point insertion or partial scan to enhance circuit testability are selected. The selection is based on circuit behavioral information rather than low level structural description. This allows test point insertion or partial scan usage on circuits described as interconnections of high level modules. Test statement insertion is also proposed as an alternative to test point insertion and to partial scan. The major advantage of using test statement insertion is a lower pin count and lower test application time overhead than test point insertion and partial scan. The tool has been implemented in a computer program.<>
Keywords :
circuit CAD; design for testability; logic testing; behavioural synthesis; circuit behavioral information; flip-flops; high level modules; partial scan; synthesis for testability approach; test point insertion; test points; Design automation; Design for testability; Logic circuit testing;
Conference_Titel :
Computer-Aided Design, 1992. ICCAD-92. Digest of Technical Papers., 1992 IEEE/ACM International Conference on
Conference_Location :
Santa Clara, CA, USA
Print_ISBN :
0-8186-3010-8
DOI :
10.1109/ICCAD.1992.279304
